PROPOSED SYSTEM DESCRIPTION
The transmitter section of the SDR architecture is shown in figure 5.1.
First, the analog input signal is converted into fixed-point digital data (fixed point constant) with 4-bit integer word-length using sampling and quantization techniques. The precision value of this output data (output precision mode) is defined by the user. Second, the hardware based digital modulator is used to map the amplitude, in-phase signal (I) and quadrature-phase signal (Q) in each subcarrier. Next, the frequency converter (Fr-Co) module is used to convert the various modulated signals like binary phase shift keying (BPSK), quadrature phase shift keying (QPSK), 16-quadrature amplitude modulation (QAM) and 64-QAM into a same frequency of 9.5 MHz (i.e. OFDM signal).
Then, a bandpass Chebyshev filter of 9.4 MHz with the ripple factor of '1' is used to maintain the conditions of orthogonality in subcarriers. Finally, the signal mixer circuit is used to combine these data signals with carrier signals of 3.4 GHz and 7 dBm of power generated by local oscillator unit. Here, the conversion gain and noise figure are assumed as '1' and '0' respectively.
Then, the signal is transmitted through a 4 x 4 MIMO antenna set-up with additive white Gaussian noise (AWGN) and multipath Rayleigh fading channels. Each of the effects mentioned above will affect the bit error rate (BER) and SNR of the received signal. The effects of attenuation and noise can be mathematically modelled by adding AWGN. The effects of finite bandwidth can be modelled by a simple filter.
In SoC implementation, the major problem is to reduce the implementation area of decoding hardware. QPSK technique supports only four phases like 0°, 90°, 180° and 270°. Hence, the implementation of 45° phase difference is harder between quarter components. This can be achieved by simply rotating the signal points of QAM by 45° in clock-wise. This rotation process does not affect the magnitude of the signal points and transmit power, but provides a reasonable improvement in gain value. QAM technique has a feasibility to implement 45° phase shift in both transmitter and receiver (Ha ring et al 2010) . It has been widely used in adaptive modulation practice because of its efficiency in power and bandwidth. QAM is used to achieve a good combination of high data rates, efficient use of available bandwidth, low error rates and rapid demodulation. In BPSK, the transmitted signal is a sinusoid of fixed amplitude. Hence, it has one fixed phase when the data is at one level and 180° phase shift in another level of data.
SIMULATION RESULTS
Simulation is a replication of the operation of a real-world process over time duration. Initially, the simulation process requires a model which represents the key characteristics, functions and behaviors of a particular physical component or system. In this work, the MIMO-OFDM based SDR system model is represented in a combination of circuit description and algorithmic flow format. The behaviour of a proposed SDR system is analyzed by changing variables in the simulation process. It is a method for performance optimization to improve the gain of the proposed SDR system under the eventual real effects of alternative conditions and flow of action. In each simulation process of the proposed SDR system, the following behaviors are analyzed in detail. Figure 5 .4 shows the spectra of subcarriers which are represented by a sequence of Sinc functions with alternating polarity or zero crossing points in identical spaces. Then the high frequency band usage is achieved using the technique of spectrum overlapping with null inter-sub-carrier interference.
Spectrum of the received OFDM signal
Hence, the total power spectrum shape is close to square.
Frequency response of the received OFDM channels
In frequency domain, the spectrum of subcarriers (figure 5.5) allow the signal to go through without bending or distortion and does not allow any information in a particular band, which are deep fade frequencies. This form of channel frequency response is called frequency selective fading. 
Error vector spectrum of the received OFDM signals
The delay mismatch error occurs when (i.e. electrical cable length (or) traces and timing skew) 'I' signal differs from the 'Q' signal. This delay linearly increases the center subcarrier and the phase noise which affects the constellation diagram. This phase signal error may occur as a function of subcarrier number or frequency called error vector spectrum. This plot (figure 5.6) shows the function of carrier, which represents both the RMS and the individual errors in every symbol. Hence, the outer carrier symbols having more phase error than the inner carrier symbols.
Distribution of the received OFDM signals in quadrature phases
The constellation of received OFDM signals is disturbed due to the adding of delay signal with original signal. The equalizer is used to correct these disturbances. Here, the frequency error is expressed as a cumulative phase error that linearly increases or decreases with time. It has been visualized as a spinning constellation diagram (figure 5.7). 
MOLEN polymorphic processor
The MOLEN reconfigurable processor (figure 3.18) consists of two major components called (1) the "Core Processor" which is a general-purpose processor and (2) the "Reconfigurable Processor" which is used for special-purpose reconfigurable applications. The data exchanges between these two processor units are handled by the "Exchange Registers". The "Register File" unit is used as a temporary storage unit for the core processor. The user instructions are given from the "Main Memory" unit to the "Arbiter" unit through "Instruction Fetch" unit. The user data are fetched from the "Main Memory" unit to the "Data Memory MUX/DEMUX" unit through "Data Load/Store" unit. The reconfigurable processor is further subdivided into the "Reconfigurable Micro-code Unit" which is used for handling micro-code instructions and the "Custom Configuring Unit" which consists of reconfigurable hardware like FPGA. Microcode instructions are hardware-level instructions involved in the execution of high-level machine code instructions in processing units of many internal logic circuits. Micro-codes may be feasible to reduce the complexity of electronic circuitry using a set of multi-step instructions.
The MOLEN architecture utilizes both microcode and custom configuring hardware for high speed applications. It considers all kinds of processor requirements from embedded systems to supercomputers.
The execution of reconfigurable hardware (ranging from a single instruction to a piece of application code) is divided into two logical phases.
The reconfigurable hardware is being configured in first phase and the fixed (or) core units are executed in second phase. The microcode instructions are utilized to perform both the reconfiguration process and execution of the core units.
Here, frequently utilized microcode resides permanently within the fixed part of an on-chip storage facility and non-frequent microcode is paged into the pageable part of the same storage unit. Since this approach is generic, the various applications can utilize the proposed processing capabilities. Here, the proposed wireless transceiver model (i.e. SDR) is implemented on top of the MOLEN reconfigurable processor using automatic mapping and scheduling process.
Morphoing System
The MORPHOSYS is an array of tightly coupled reconfigurable cells and closely associated with the core processor "Tiny reduced instruction set computing processor" (TinyRISC) which is a million instructions per second Morphosys is a reconfigurable single instruction multiple data (SIMD) architecture mainly composing of RC array, TinyRISC processor, frame buffer, context memory and DMA module. Hence, the dynamic reconfiguration can be achieved by context updating of reconfigurable cells to implement the proposed SDR architecture on top of the Morphosys reconfigurable processor using automatic mapping and scheduling process.
ADRES System
The Architecture for Dynamically Reconfigurable Embedded System The external memories such as configuration memories and dynamic memory (DMEM) are used to accelerate the dynamic reconfiguration process.
Based on the user demand applications like SDR, the ADRES platform is capable of adopting high data memory bandwidth. The entire proposed SDR application is automatically mapped and scheduled by the VLIW processor using the traditional ILP compilation techniques. The communication and synchronization task between VLIW processor and CGA architecture has been controlled and monitored by a VLIW processor using some special instructions.
RECONFIGURATION PROCESS
The process of altering the structure (or) function of a device at run-time is called the dynamic reconfiguration. The hardware design or circuit may change in response to the demands placed upon the system at deployment time, during execution (or) between execution phases. Normally, a bit stream is used for deployment of a device (or) circuit into the reconfigurable system at run-time. The dynamically reconfigurable system supports changes in the hardware during runtime since it has flexibility similar to that of software (Koch et al 2010) . It may lead to better performance and smaller system size.
The coarse-grained architecture requires less configuration time and lower potential energy compared to fine-grained architecture due to less number of elements enough to be programmed (or) addressed.
Dynamic partial reconfiguration is a technique to allow one part of the device to be reconfigured without disturbing the active computation of other parts. Hence, this DPR evaluation reduces the overall area constraints of a circuit by removing potentially irrelevant hardware within the implementation (Di Carlo et al 2013) . At initial stage of DPR process, the partial bit streams are created based on design constraints and stored into the configuration memory.
In future, this bit stream can be compressed to ensure the lower power and energy consumption.
This work uses the reconfigurable array as a processing accelerator.
Here, the different configurations such as various components of the MIMO-OFDM based SDR architecture can be programmed (or) executed in different phases. Hence, customization (or) optimization of the hardware is possible in application level and phase level over time. The execution speed is directly proportional to the total power consumption of VLSI architecture. The total power consumption includes static power and dynamic power of the architecture (i.e. ).
EXPERIMENTAL METHODOLOGY AND ANALYSIS
Here, the total requirement of power for MDPRA SoC was 1.24338 W, rescheduling process (except MOLEN SoC) for various components of a system to provide high performance in terms of power and area utilization.
Experimental achievement
The various achievements of the proposed work are listed below.
1) This work achieves greater functionality with a simpler hardware design 
SUMMARY
The proposed coarse-grained reconfigurable system-on-chip based SDR architecture supports dynamic and partial reconfigurable embedded 
